

# DS99R103/DS99R104 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

### **General Description**

The DS99R103/DS99R104 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.


The DS99R103/DS99R104 incorporates LVDS signaling on the high-speed I/O. LVDS provides a low power and low noise environment for reliably transferring data over a serial transmission path. By optimizing the serializer output edge rate for the operating frequency range EMI is further reduced.

In addition the device features pre-emphasis to boost signals over longer distances using lossy cables. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

# Features

- 3 MHz–40 MHz clock embedded and DC-Balancing 24:1 and 1:24 data transmissions
- Capable to drive shielded twisted-pair cable
- User selectable clock edge for parallel data on both Transmitter and Receiver

- Internal DC Balancing encode/decode Supports ACcoupling interface with no external coding required
- Individual power-down controls for both Transmitter and Receiver
- Embedded clock CDR (clock and data recovery) on Receiver and no external source of reference clock needed
- All codes RDL (random data lock) to support livepluggable applications
- LOCK output flag to ensure data integrity at Receiver side
- Balanced T<sub>SETUP</sub>/T<sub>HOLD</sub> between RCLK and RDATA on Receiver side
- PTO (progressive turn-on) LVCMOS outputs to reduce EMI and minimize SSO effects
- All LVCMOS inputs and control pins have internal pulldown
- On-chip filters for PLLs on Transmitter and Receiver
- Integrated 100Ω input termination on Receiver
- 4 mA Receiver output drive
- 48-pin TQFP and 48-pin LLP packages
- Pure CMOS .35 µm process
- Power supply range 3.3V ± 10%
- Temperature range –40°C to +85°C
- 8 kV HBM ESD tolerance



# Block Diagram

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>DD</sub> )	–0.3V to +4V
LVCMOS/LVTTL Input Voltage	–0.3V to (V <sub>DD</sub> +0.3V)
LVCMOS/LVTTL Output Voltage	$-0.3V$ to $(V_{DD} + 0.3V)$
LVDS Receiver Input Voltage	-0.3V to 3.9V
LVDS Driver Output Voltage	-0.3V to 3.9V
LVDS Output Short Circuit Durat	ion 10 ms
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 4 seconds)	+260°C
Maximum Package Power Dissi De-rating:	pation Capacity Package
48L TQFP	1/θ <sub>.IA</sub> °C/W above +25°C
48L TQFP DS99R103	$1/\theta_{JA}$ °C/W above +25°C
	1/θ <sub>JA</sub> °C/W above +25°C 45.8 (4L*); 75.4 (2L*) °C/W
DS99R103	
DS99R103 θ <sub>JA</sub>	45.8 (4L*); 75.4 (2L*) °C/W
DS99R103 $\theta_{JA}$ $\theta_{JC}$	45.8 (4L*); 75.4 (2L*) °C/W
DS99R103 $\theta_{JA}$ $\theta_{JC}$ DS99R104	45.8 (4L*); 75.4 (2L*) °C/W 21.0°C/W

48L LLP	1/θ <sub>JA</sub> °C/W above +25°C
DS99R103	
$\theta_{JA}$	28 (4L*); 79.1 (2L*) °C/W
$\theta_{JC}$	3.7°C/W
DS99R104	
$\theta_{JA}$	28 (4L*); 79.1 (2L*)°C/W
$\theta_{JC}$	3.71°C/W
	*JEDEC
ESD Rating (HBM)	≥±8 kV

# Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V <sub>DD</sub> )	3.0	3.3	3.6	V
Operating Free Air				-
Temperature (T <sub>A</sub> )	-40	+25	+85	°C
Clock Rate	3		40	MHz
Supply Noise			±100	$mV_{P-P}$

# **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
LVCMOS	/LVTTL DC SPECIFICATIONS	5					
V <sub>IH</sub>	High Level Voltage		Tx: DIN[23:0], TCLK,	2.0	1.5	$V_{DD}$	V
V <sub>IL</sub>	Low Level Input Voltage		TPWDNB, DEN, TRFB,	GND	1.5	0.8	V
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA (Note 8)	DCAOFF, DCBOFF, VODSEL <b>Rx:</b> RPWDNB, RRFB, REN		-0.8	-1.5	v
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or 3.6V	Tx: DIN[23:0], TCLK, TPWDNB, DEN, TRFB, DCAOFF, DCBOFF, VODSEL	-10	±1	+10	μA
			<b>Rx:</b> RPWDNB, RRFB, REN	-20	±5	+20	μA
V <sub>OH</sub>	High Level Output Voltage	$I_{OH} = -4 \text{ mA}$	Rx: ROUT[23:0], RCLK,	2.3	3.0	V <sub>DD</sub>	V
V <sub>OL</sub>	Low Level Output Voltage	$I_{OL} = +4 \text{ mA}$	LOCK	GND	0.33	0.5	V
I <sub>OS</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0V (Note 8)		-40	-70	-110	mA
I <sub>oz</sub>	TRI-STATE® Output Current	RPWDNB, REN = 0V V <sub>OUT</sub> = 0V or 2.4V	Rx: ROUT[23:0], RCLK, LOCK	-30	±0.4	+30	μA

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
LVDS DO	SPECIFICATIONS				-		
V <sub>TH</sub>	Differential Threshold High Voltage	V <sub>CM</sub> = +1.2V	<b>Rx:</b> R <sub>IN+</sub> , R <sub>IN-</sub>			+50	mV
V <sub>TL</sub>	Differential Threshold Low Voltage			-50			mV
I <sub>IN</sub>	Input Current	$V_{IN} = +2.4V,$ $V_{DD} = 3.6V$				±300	μA
		V <sub>IN</sub> = 0V, V <sub>DD</sub> = 3.6V				±300	μA
R <sub>T</sub>	Differential Internal Termination Resistance			90	100	130	Ω
V <sub>OD</sub>	Output Differential Voltage (D <sub>OUT+</sub> )–(D <sub>OUT</sub> )	$R_L = 100\Omega$ , w/o Pre-emphasis VODSEL = L ( <i>Figure 10</i> )	Tx: D <sub>OUT+</sub> , D <sub>OUT-</sub>	250	400	600	mV
		$R_L = 100\Omega$ , w/o Pre-emphasis VODSEL = H ( <i>Figure 10</i> )		450	750	1200	mV
$\Delta V_{OD}$	Output Differential Voltage Unbalance	$R_L$ = 100 $\Omega$ , w/o Pre-emphasis			4	50	mV
V <sub>OS</sub>	Offset Voltage	$R_L = 100\Omega$ , w/o Pre-emphasis		1.00	1.25	1.50	V
ΔV <sub>OS</sub>	Offset Voltage Unbalance	$R_L = 100\Omega$ , w/o Pre-emphasis			1	50	mV
I <sub>OS</sub>	Output Short Circuit Current	DOUT = 0V, DIN = H, TPWDNB, DEN = 2.4V, VODSEL = L		-2	-5	-8	mA
		DOUT = 0V, DIN = H, TPWDNB, DEN = 2.4V, VODSEL = H		-7	-10	-13	mA
I <sub>oz</sub>	TRI-STATE Output Current	TPWDNB, DEN = 0V, DOUT = 0V or 2.4V		-15	±1	+15	μA
SER/DES	SUPPLY CURRENT (DVDD*	, PVDD* and AVDD* pins) *Digital,	PLL, and Analog VDDs			•	
I <sub>DDT</sub>	Serializer (Tx) Total Supply Current (includes load current)	R <sub>L</sub> = 100Ω Pre-emphasis = OFF VODSEL = L Checker-board pattern <i>(Figure 1)</i>	f = 40 MHz		40	80	mA
		$R_L = 100Ω$ $R_{PRE} = 6 kΩ$ VODSEL = L Checker-board pattern ( <i>Figure 1</i> )	f = 40 MHz		45	85	mA
	Serializer (Tx) Total Supply Current (includes load current)	$R_{L} = 100\Omega$ Pre-emphasis = OFF VODSEL = H Checker-board pattern <i>(Figure 1)</i>	f = 40 MHz		40	85	mA
		$R_L = 100Ω$ $R_{PRE} = 6 kΩ$ VODSEL = H Checker-board pattern <i>(Figure 1)</i>	f = 40 MHz		45	90	mA
I <sub>DDTZ</sub>	Serializer (Tx) Supply Current Power-down	TPWDNB = 0V (All other LVCMOS Inputs = 0V)			14	250	μA

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
I <sub>DDR</sub> Deserializer (Rx) Total Supply Current (includes load current)		C <sub>L</sub> = 8 pF LVCMOS Output Checker-board pattern ( <i>Figure 2</i> )	f = 40 MHz			95	mA
	Deserializer (Rx) Total Supply Current (includes load current)	C <sub>L</sub> = 8 pF LVCMOS Output Random pattern	f = 40 MHz			90	mA
I <sub>DDRZ</sub>	Deserializer (Rx) Supply Current Power-down	$\begin{aligned} & RPWDNB = 0V \\ & (All other LVCMOS Inputs = 0V, \\ & R_{IN+} / R_{IN-} = 0V) \end{aligned}$			1	50	μΑ

# Serializer Timing Requirements for TCLK

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>TCP</sub>	Transmit Clock Period	(Figure 5)	25	Т	333	ns
t <sub>TCIH</sub>	Transmit Clock High Time		0.4T	0.5T	0.6T	ns
t <sub>TCIL</sub>	Transmit Clock Low Time		0.4T	0.5T	0.6T	ns
t <sub>CLKT</sub>	TCLK Input Transition Time	(Figure 4)		3	6	ns
t <sub>JIT</sub>	TCLK Input Jitter	(Note 9)			33	ps (RMS)

### **Serializer Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>LLHT</sub>	LVDS Low-to-High Transition Time	R <sub>L</sub> = 100Ω, <i>(Figure 3)</i>			0.6	ns
t <sub>LHLT</sub>	LVDS High-to-Low Transition Time	$C_L = 10 \text{ pF to GND}$ VODSEL = L			0.6	ns
t <sub>DIS</sub>	DIN (23:0) Setup to TCLK	R <sub>L</sub> = 100Ω,	5			ns
t <sub>DIH</sub>	DIN (23:0) Hold from TCLK	$C_{L} = 10 \text{ pF to GND}$ (Note 8)	5			ns
t <sub>HZD</sub>	DOUT ± HIGH to TRI-STATE Delay	R <sub>L</sub> = 100Ω,			15	ns
t <sub>LZD</sub>	DOUT ± LOW to TRI-STATE Delay	$C_L = 10 \text{ pF to GND}$			15	ns
t <sub>ZHD</sub>	DOUT ± TRI-STATE to HIGH Delay	(Figure 6) (Note 5)			200	ns
t <sub>ZLD</sub>	DOUT ± TRI-STATE to LOW Delay				200	ns
t <sub>PLD</sub>	Serializer PLL Lock Time	$R_L = 100\Omega$ , <i>(Figure 7)</i>		10		ms
t <sub>SD</sub>	Serializer Delay	R <sub>L</sub> = 100Ω, <i>(Figure 8)</i> VODSEL = L, TRFB = H		3.5T + 2.85	3.5T + 10	ns
		R <sub>L</sub> = 100Ω, <i>(Figure 8)</i> VODSEL = L, TRFB = L		3.5T + 2.85	3.5T + 10	ns
TxOUT_E_O	TxOUT_Eye_Opening (respect to ideal)	3–40 MHz ( <i>Figure 9)</i> (Notes 9, 13)		0.68		UI (Note 10)

# **Deserializer Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
t <sub>RCP</sub>	Receiver out Clock Period	t <sub>RCP</sub> = t <sub>TCP</sub> (Note 8)	RCLK	25	т	333	ns
t <sub>RDC</sub>	RCLK Duty Cycle		RCLK	45	50	55	%
t <sub>CLH</sub>	LV <b>C</b> MOS Low-to- <b>H</b> igh Transition Time	C <sub>L</sub> = 8 pF (lumped load)	ROUT [23:0], LOCK, RCLK		2.5	3.5	ns
t <sub>CHL</sub>	LV <b>C</b> MOS <b>H</b> igh-to- <b>L</b> ow Transition Time	(Figure 11)			2.5	3.5	ns

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
t <sub>ROS</sub>	ROUT (7:0) Setup Data to RCLK (Group 1)	(Figure 15)	ROUT [7:0]	(0.40)* t <sub>RCP</sub>	(29/56)*t <sub>RCP</sub>		ns
t <sub>ROH</sub>	ROUT (7:0) Hold Data to RCLK (Group 1)			(0.40)* t <sub>RCP</sub>	(27/56)*t <sub>RCP</sub>		ns
t <sub>ROS</sub>	ROUT (15:8) Setup Data to RCLK (Group 2)	(Figure 15)	ROUT [15:8], LOCK	(0.40)* t <sub>RCP</sub>	0.5*t <sub>RCP</sub>		ns
t <sub>ROH</sub>	ROUT (15:8) Hold Data to RCLK (Group 2)			(0.40)* t <sub>RCP</sub>	0.5*t <sub>RCP</sub>		ns
t <sub>ROS</sub>	ROUT (23:16) Setup Data to RCLK (Group 3)	(Figure 15)	ROUT [23:16]	(0.40)* t <sub>RCP</sub>	(27/56)*t <sub>RCP</sub>		ns
t <sub>ROH</sub>	ROUT (23:16) Hold Data to RCLK (Group 3)			(0.40)* t <sub>RCP</sub>	(29/56)*t <sub>RCP</sub>		ns
t <sub>HZR</sub>	HIGH to TRI-STATE Delay	(Figure 13)	ROUT [23:0],		3	10	ns
t <sub>LZR</sub>	LOW to TRI-STATE Delay		RCLK, LOCK		3	10	ns
t <sub>ZHR</sub>	TRI-STATE to HIGH Delay				3	10	ns
t <sub>ZLR</sub>	TRI-STATE to LOW Delay				3	10	ns
t <sub>DD</sub>	Deserializer Delay	(Figure 12)	RCLK		[4+(3/56)]T +5.9	[4+(3/56)]T +18.5	ns
t <sub>DRDL</sub>	Deserializer PLL Lock Time	(Figure 14)	3 MHz		5	50	ms
	from Powerdown	(Notes 7, 8)	40 MHz		5	50	ms
RxIN_TOL_L	Receiver INput TOLerance Left	<i>(Figure 16)</i> (Notes 6, 8, 10)	3 MHz–40 MHz			0.25	UI
RxIN_TOL_R	Receiver INput TOLerance Right	<i>(Figure 16)</i> (Notes 6, 8, 10)	3 MHz–40 MHz			0.25	UI

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 2: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: Typical values represent most likely parametric norms at VDD = 3.3V, Ta = +25 degC, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 4: Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.

Note 5: When the Serializer output is at TRI-STATE, the Deserializer will lose PLL lock. Resynchronization MUST occur before data transfer.

Note 6: RxIN\_TOL is a measure of how much phase noise (jitter) the deserializer can tolerate in the incoming data stream before bit errors occur. It is a measurement in reference with the ideal bit position, please see National's AN-1217 for detail.

Note 7: The Deserializer PLL lock time (t<sub>DRDL</sub>) may vary depending on input data patterns and the number of transitions within the pattern.

Note 8: Specification is guaranteed by characterization and is not tested in production.

Note 9: t<sub>JIT</sub> (@BER of 10e-9) specifies the allowable jitter on TCLK. t<sub>JIT</sub> not included in TxOUT\_E\_O parameter.

Note 10: UI - Unit Interval, equivalent to one ideal serialized data bit width. The UI scales with frequency.


Note 11: Figures 1, 2, 8, 12, 14 show a falling edge data strobe (TCLK IN/RCLK OUT).

Note 12: Figures 5, 15 show a rising edge data strobe (TCLK IN/RCLK OUT).

Note 13: TxOUT\_E\_O is affected by pre-emphasis value.

DS99R103/DS99R104

# **AC Timing Diagrams and Test Circuits**









FIGURE 2. Deserializer Output Checker-board Pattern



20208004










FIGURE 4. Serializer Input Clock Transition Times




















FIGURE 15. Deserializer Setup and Hold Times




RxIN\_TOL\_L is the ideal noise margin on the left of the figure, with respect to ideal. RxIN\_TOL\_R is the ideal noise margin on the right of the figure, with respect to ideal.

#### FIGURE 16. Receiver Input Tolerance (RxIN\_TOL) and Sampling Window


4
0
τ.
£
6
σ
S
Q
õ
ö
Τ.
ſ
σ
ົ
S
Õ

Pin #	Pin Name	I/O	Description
LVCMC	OS PARALLEL	INTERFACE I	PINS
4-1, 48-44, 41-32,	DIN[23:0]	LVCMOS_I	Transmitter Parallel Interface Data Inputs Pins. Tie LOW if unused, do not float.
29-25	TOLK		
10	TCLK	LVCMOS_I	Transmitter Parallel Interface Clock Input Pin. Strobe edge set by TRFB configuration pin
9	TPWDNB		Transmitter Power Down Bar TPWDNB = H; Transmitter is Enabled and ON TPWDNB = L; Transmitter is in power down mode (Sleep), LVDS Driver DOUT (+/-) Outputs are in TRI-STATE stand-by mode, PLL is shutdown to minimize power consumption.
18	DEN	LVCMOS_I	Transmitter Data Enable DEN = H; LVDS Driver Outputs are Enabled (ON). DEN = L; LVDS Driver Outputs are Disabled (OFF), Transmitter LVDS Driver DOUT (+/-) Outputs are in TRI-STATE, PLL still operational and locked to TCLK.
23	PRE	LVCMOS_I	<b>PRE</b> -emphasis select pin. PRE = $(R_{PRE} \ge 3 \text{ k}\Omega); I_{max} = [(1.2/R)*20], R_{min} = 3 \text{ k}\Omega$ PRE = No Connect (NC); pre-emphasis is disabled
11	TRFB	LVCMOS_I	Transmitter Clock Edge Select Pin TRFB = H; Parallel Interface Data is strobed on the Rising Clock Edge. TRFB = L; Parallel Interface Data is strobed on the Falling Clock Edge
12	VODSEL	LVCMOS_I	VOD Level Select VODSEL = L; LVDS Driver Output is $\approx \pm 400 \text{ mV} (\text{R}_{\text{L}} = 100\Omega)$ VODSEL = H; LVDS Driver Output is $\approx \pm 750 \text{ mV} (\text{R}_{\text{L}} = 100\Omega)$ For normal applications, set this pin LOW. For long cable applications where a larger VOD is required, set this pin HIGH.
5	DCAOFF	LVCMOS_I	RESERVED – This pin MUST be tied LOW.
8	DCBOFF	LVCMOS_I	RESERVED – This pin MUST be tied LOW.
13	RESRVD	LVCMOS_I	RESERVED – This pin MUST be tied LOW.
LVDS	SERIAL INTER	FACE PINS	
20	DOUT+	LVDS_O	Transmitter LVDS True (+) Output. This output is intended to be loaded with a 100 ohm load to the DOUT+ pin. The interconnect should be AC Coupled to this pin with a 100 nF capacitor.
19	DOUT-	LVDS_O	Transmitter LVDS Inverted (-) Output This output is intended to be loaded with a 100 ohm load to the DOUT- pin. The interconnect should be AC Coupled to this pin with a 100 nF capacitor.
POWE	R / GROUND P	INS	
22	VDDDR	VDD	Analog Voltage Supply, LVDS Output Power
21	VSSDR	GND	Analog Ground, LVDS Output Ground
16	VDDPT0	VDD	Analog Voltage supply, VCO Power
17	VSSPT0	GND	Analog Ground, VCO Ground
14	VDDPT1	VDD	Analog Voltage supply, PLL Power
15	VSSPT1	GND	Analog Ground, PLL Ground
30	VDDT	VDD	Digital Voltage supply, Tx Serializer Power
31	VSST	GND	Digital Ground, Tx Serializer Ground
7	VDDL	VDD	Digital Voltage supply, Tx Logic Power
6	VSSL	GND	Digital Ground, Tx Logic Ground
42	VDDIT	VDD	Digital Voltage supply, Tx Input Power
43	VSSIT	GND	Digital Ground, Tx Input Ground
24	VSS	GND	ESD Ground



# DS99R104 Deserializer Pin Descriptions

Pin #	Pin Name	I/O	Description		
LVCMOS PARALLEL INTERFACE PINS					
25-28, 31-34	ROUT[7:0]	LVCMOS_O	Receiver Parallel Interface Data Outputs – Group 1		
13-16, 21-24	ROUT[15:8]	LVCMOS_O	Receiver Parallel Interface Data Outputs – Group 2		
3-6, 9-12	ROUT[23:16]	LVCMOS_O	Receiver Parallel Interface Data Outputs – Group 3		
18	RCLK	LVCMOS_O	Parallel Interface Clock Output Pin. Strobe edge set by RRFB configuration pin.		
CONT	ROL AND CON	FIGURATION I	PINS		
43	RRFB	LVCMOS_I	Receiver Clock Edge Select Pin RRFB = H; ROUT LVCMOS Outputs strobed on the Rising Clock Edge. RRFB = L; ROUT LVCMOS Outputs strobed on the Falling Clock Edge.		
48	REN	LVCMOS_I	Receiver Data Enable REN = H; ROUT[23-0] and RCLK are Enabled (ON). REN = L; ROUT[23-0] and RCLK are Disabled (OFF), Receiver ROUT[23-0] and RCLK Outputs are in TRI-STATE, PLL still operational and locked to TCLK.		
1	RPWDNB	LVCMOS_I	Receiver Data Enable REN = H; ROUT[23-0] and RCLK are Enabled (ON). REN = L; ROUT[23-0] and RCLK are Disabled (OFF), Receiver ROUT[23-0] and RCLK Outputs are in TRI-STATE, PLL still operational and locked to TCLK.		
17	LOCK	LVCMOS_O	LOCK indicates the status of the receiver PLL LOCK = H; receiver PLL is locked LOCK = L; receiver PLL is unlocked, ROUT[23-0] and RCLK are TRI-STATED		
2	RESRVD	LVCMOS_I	RESERVED – This pin MUST be tied LOW.		
LVDS	SERIAL INTER	FACE PINS			
41	RIN+	LVDS_I	Receiver LVDS True (+) Input This input is intended to be terminated with a 100 ohm load to the RIN+ pin. The interconnect should be AC Coupled to this pin with a 100 nF capacitor.		
42	RIN-	LVDS_I	Receiver LVDS Inverted (-) Input This input is intended to be terminated with a 100 ohm load to the RIN- pin. The interconnect should be AC Coupled to this pin with a 100 nF capacitor.		
POWE	R / GROUND P	INS			
39	VDDIR	VDD	Analog LVDS Voltage supply, Power		
40	VSSIR	GND	Analog LVDS <b>G</b> round		
47	VDDPR0	VDD	Analog Voltage supply, PLL Power		
46	VSSPR0	GND	Analog Ground, PLL Ground		
45	VDDPR1	VDD	Analog Voltage supply, PLL VCO Power		
44	VSSPR1	GND	Analog Ground, PLL VCO Ground		
37	VDDR1	VDD	Digital Voltage supply, Logic Power		
	VOOD4	GND	Digital Ground, Logic Ground		
38	VSSR1	GND	5 7 5		
38 36	VDDR0	VDD	Digital Voltage supply, Logic Power		
36	VDDR0	VDD	Digital Voltage supply, Logic Power		
36 35	VDDR0 VSSR0	VDD GND	Digital Voltage supply, Logic Power Digital Ground, Logic Ground		
36 35 30	VDDR0 VSSR0 VDDOR1	VDD GND VDD	Digital Voltage supply, Logic Power Digital Ground, Logic Ground Digital Voltage supply, LVCMOS Output Power		
36 35 30 29	VDDR0 VSSR0 VDDOR1 VSSOR1	VDD GND VDD GND	Digital Voltage supply, Logic Power Digital Ground, Logic Ground Digital Voltage supply, LVCMOS Output Power Digital Ground, LVCMOS Output Ground		
36 35 30 29 20	VDDR0 VSSR0 VDDOR1 VSSOR1 VDDOR2	VDD GND VDD GND VDD	Digital Voltage supply, Logic Power Digital Ground, Logic Ground Digital Voltage supply, LVCMOS Output Power Digital Ground, LVCMOS Output Ground Digital Voltage supply, LVCMOS Output Power		



DS99R103/DS99R104

# **Functional Description**

The DS99R103 Serializer and DS99R104 Deserializer chipset is an easy-to-use transmitter and receiver pair that sends 24-bits of parallel LVCMOS data over a single serial LVDS link from 72 Mbps to 960 Mbps throughput. The DS99R103 transforms a 24-bit wide parallel LVCMOS data into a single high speed LVDS serial data stream with embedded clock. The DS99R104 receives the LVDS serial data stream and converts it back into a 24-bit wide parallel data and recovered clock. The 24-bit Serializer/Deserializer chipset is designed to transmit data over shielded twisted pair (STP) at clock speeds from 3 MHz to 40 MHz.

The Deserializer can attain lock to a data stream without the use of a separate reference clock source. The Deserializer synchronizes to the Serializer regardless of data pattern, de-livering true automatic "plug and lock" performance. The Deserializer recovers the clock and data by extracting the embedded clock information and validating data integrity from the incoming data stream and then deserializes the data. The Deserializer monitors the incoming clock information, determines lock status, and asserts the LOCK output high when lock occurs. Each has a power down control to enable efficient operation in various applications.

#### INITIALIZATION AND LOCKING MECHANISM

Initialization of the DS99R103 and DS99R104 must be established before each device sends or receives data. Initialization refers to synchronizing the Serializer's and Deserializer's PLL's together. After the Serializers locks to the input clock source, the Deserializer synchronizes to the Serializers as the second and final initialization step.

Step 1: When  $V_{DD}$  is applied to both Serializer and/or Deserializer, the respective outputs are held in TRI-STATE and internal circuitry is disabled by on-chip power-on circuitry. When  $V_{DD}$  reaches  $V_{DD}$  OK (2.2V) the PLL in Serializer begins locking to a clock input. For the Serializer, the local clock is the transmit clock, TCLK. The Serializer outputs are held in TRI-STATE while the PLL locks to the TCLK. After locking to TCLK, the Serializer output will remain in TRI-STATE while its PLL locks to the embedded clock information in serial data stream. Also, the Deserializer LOCK output will remain low until its PLL locks to incoming data and sync-pattern on the RIN± pins.

Step 2: The Deserializer PLL acquires lock to a data stream without requiring the Serializer to send special patterns. The Serializer that is generating the stream to the Deserializer will automatically send random (non-repetitive) data patterns during this step of the Initialization State. The Deserializer will lock onto embedded clock within the specified amount of time. An embedded clock and data recovery (CDR) circuit locks to the incoming bit stream to recover the high-speed receive bit clock and re-time incoming data. The CDR circuit expects a coded input bit stream. In order for the Deserializer to lock to a random data stream from the Serializer, it performs a series of operations to identify the rising clock edge and validates data integrity, then locks to it. Because this locking procedure is independent on the data pattern, total random locking duration may vary. At the point when the Deserializer's CDR locks to the embedded clock, the LOCK pin goes high and valid RCLK/data appears on the outputs. Note that the LOCK signal is synchronous to valid data appearing on the outputs. The Deserializer's LOCK pin is a convenient way to ensure data integrity is achieved on receiver side.

#### DATA TRANSFER

After lock is established, the Serializer inputs DIN0–DIN23 are used to input data to the Serializer. Data is clocked into the Serializer by the TCLK input. The edge of TCLK used to strobe the data is selectable via the TRFB pin. TRFB high selects the rising edge for clocking data and low selects the falling edge. The Serializer outputs (DOUT<sub>±</sub>) are intended to drive point-to-point connections or limited multi-point applications.

CLK1, CLK0, DCA, DCB are four overhead bits transmitted along the single LVDS serial data stream. The CLK1 bit is always high and the CLK0 bit is always low. The CLK1 and CLK0 bits function as the embedded clock bits in the serial stream. DCB functions as the DC Balance control bit. It does not require any pre-coding of data on transmit side. The DC Balance bit is used to minimize the short and long-term DC bias on the signal lines. This bit operates by selectively sending the data either unmodified or inverted. The DCA bit is used to validate data integrity in the embedded data stream. Both DCA and DCB coding schemes are integrated and automatically performed within Serializer and Deserializer.

The chipset supports clock frequency ranges of 3 MHz to 40 MHz. Every clock cycle, 24 databits are sent along with 4 additional overhead control bits. Thus the line rate is 1.12 Gbps maximum (84 Mbps minimum). The link is extremely efficient at 86% (24/28). Twenty five (24 data + 1 clock) plus associated ground signals are reduced to only 1 single LVDS pair providing a compression ratio of better then 25 to 1.

Serialized data and clock/control bits (24+4 bits) are transmitted from the serial data output (DOUT±) at 28 times the TCLK frequency. For example, if TCLK is , the serial rate is 40 x 28 = 1.12 Giga bits per second. Since only 24 bits are from input data, the serial "payload" rate is 24 times the TCLK frequency. For instance, if TCLK = 40 MHz, the payload data rate is 40 x 24 = 960 Mbps. TCLK is provided by the data source and must be in the range of 3 MHz to 40 MHz nominal. The Serializer outputs (DOUT±) can drive a point-to-point connection as shown in *Figure 17*. The outputs transmit data when the enable pin (DEN) is high and TPWDNB is high. The DEN pin may be used to TRI-STATE the outputs when driven low.

When the Deserializer channel attains lock to the input from a Serializer, it drives its LOCK pin high and synchronously delivers valid data and recovered clock on the output. The Deserializer locks onto the embedded clock, uses it to generate multiple internal data strobes, and then drives the recovered clock to the RCLK pin. The recovered clock (RCLK output pin) is synchronous to the data on the ROUT[23:0] pins. While LOCK is high, data on ROUT[23:0] is valid. Otherwise, ROUT[23:0] is invalid. The polarity of the RCLK edge is controlled by the RRFB input. ROUT(0-23), LOCK and RCLK outputs will each drive a maximum of 8 pF load with a 40 MHz clock. REN controls TRI-STATE for ROUTn and the RCLK pin on the Deserializer.

#### RESYNCHRONIZATION

If the Deserializer loses lock, it will automatically try to re-establish lock. For example, if the embedded clock edge is not detected one time in succession, the PLL loses lock and the LOCK pin is driven low. The Deserializer then enters the operating mode where it tries to lock to a random data stream. It looks for the embedded clock edge, identifies it and then proceeds through the locking process.

The logic state of the LOCK signal indicates whether the data on ROUT is valid; when it is high, the data is valid. The system

must monitor the LOCK pin to determine whether data on the ROUT is valid.

#### POWERDOWN

The Powerdown state is a low power sleep mode that the Serializer and Deserializer may use to reduce power when no data is being transferred. The TPWDNB and RPWDNB are used to set each device into power down mode, which reduces supply current to the µA range. The Serializer enters powerdown when the TPWDNB pin is driven low. In powerdown, the PLL stops and the outputs go into TRI-STATE, disabling load current and reducing supply. To exit Powerdown, TPWDNB must be driven high. When the Serializer exits Powerdown, its PLL must lock to TCLK before it is ready for the Initialization state. The system must then allow time for Initialization before data transfer can begin. The Deserializer enters powerdown mode when RPWDNB is driven low. In powerdown mode, the PLL stops and the outputs enter TRI-STATE. To bring the Deserializer block out of the powerdown state, the system drives RPWDNB high.

Both the Serializer and Deserializer must reinitialize and relock before data can be transferred. The Deserializer will initialize and assert LOCK high when it is locked to the encoded clock.

#### TRI-STATE

For the Serializer, TRI-STATE is entered when the DEN or TPWDNB pin is driven low. This will TRI-STATE both driver output pins (DOUT+ and DOUT-). When DEN is driven high, the serializer will return to the previous state as long as all other control pins remain static (TPWDNB, TRFB).

When you drive the REN or RPWDNB pin low, the Deserializer enters TRI-STATE. Consequently, the receiver output pins (ROUT0–ROUT23) and RCLK will enter TRI-STATE. The LOCK output remains active, reflecting the state of the PLL. The Deserializer input pins are high impedance during receiver powerdown (RPWDNB low) and power-off ( $V_{DD} =$ 0V).

#### PRE-EMPHASIS

The DS99R103 features a Pre-Emphasis mode used to compensate for long or lossy transmission media. Cable drive is enhanced with a user selectable Pre-Emphasis feature that provides additional output current during transitions to counteract cable loading effects. The transmission distance will be limited by the loss characteristics and guality of the media. Pre-Emphasis adds extra current during LVDS logic transition to reduce the cable loading effects and increase driving distance. In addition, Pre-Emphasis helps provide faster transitions, increased eve openings, and improved signal integrity. To enable the Pre-Emphasis function, the "PRE" pin requires one external resistor (Rpre) to Vss in order to set the additional current level. Pre-Emphasis strength is set via an external resistor (Rpre) applied from min to max (floating to  $3k\Omega$ ) at the "PRE" pin. A lower input resistor value on the "PRE" pin increases the magnitude of dynamic current during data transition. There is an internal current source based on the following formula: PRE = (Rpre  $\geq 3k\Omega$ ); IMAX = [(1.2/ Rpre) X 20]. The ability of the DS99R103 to use the Pre-Emphasis feature will extend the transmission distance in most cases.

The amount of Pre-Emphasis for a given media will depend on the transmission distance of the application. In general, too much Pre-Emphasis can cause over or undershoot at the receiver input pins. This can result in excessive noise, crosstalk and increased power dissipation. For short cables or distances, Pre-Emphasis may not be required. Signal quality measurements are recommended to determine the proper amount of Pre-Emphasis for each application.

#### AC-COUPLING AND TERMINATION

The DS99R103 and DS99R104 supports AC-coupled interconnects through integrated DC balanced encoding/decoding scheme. To use AC coupled connection between the Serializer and Deserializer, insert external AC coupling capacitors in series in the LVDS signal path as illustrated in *Figure 17*. The Deserializer input stage is designed for AC-coupling by providing a built-in AC bias network which sets the internal V<sub>CM</sub> to +1.2V. With AC signal coupling, capacitors provide the ac-coupling path to the signal input.

For the high-speed LVDS transmissions, the smallest available package should be used for the AC coupling capacitor. This will help minimize degradation of signal quality due to package parasitics. The most common used capacitor value for the interface is 100 nF (0.1 uF) capacitor.

A termination resistor across DOUT $\pm$  is also required for proper operation to be obtained. The termination resistor should be equal to the differential impedance of the media being driven. This should be in the range of 90 to 132 Ohms. 100 Ohms is a typical value common used with standard 100 Ohm transmission media. This resistor is required for control of reflections and also to complete the current loop. It should be placed as close to the Serializer DOUT $\pm$  outputs to minimize the stub length from the pins. To match with the deferential impedance on the transmission line, the LVDS I/O are terminated with 100 ohm resistors on Serializer DOUT $\pm$  outputs pins.

#### **PROGRESSIVE TURN-ON (PTO)**

Deserializer ROUT[23:0] outputs are grouped into three groups of eight, with each group switching about 0.5UI apart in phase to reduce EMI, simultaneous switching noise, and system ground bounce.

# **Applications Information**

#### USING THE DS99R103 AND DS99R104

The DS99R103/DS99R104 Serializer/Deserializer (SERDES) pair sends 24 bits of parallel LVCMOS data over a serial LVDS link up to 960 Mbps. Serialization of the input data is accomplished using an on-board PLL at the Serializer which embeds clock with the data. The Deserializer extracts the clock/control information from the incoming data stream and deserializes the data. The Deserializer monitors the incoming clockl information to determine lock status and will indicate lock by asserting the LOCK output high.

#### POWER CONSIDERATIONS

An all CMOS design of the Serializer and Deserializer makes them inherently low power devices. Additionally, the constant current source nature of the LVDS outputs minimize the slope of the speed vs.  $I_{DD}$  curve of CMOS designs.

#### NOISE MARGIN

The Deserializer noise margin is the amount of input jitter (phase noise) that the Deserializer can tolerate and still reliably recover data. Various environmental and systematic factors include:

Serializer: TCLK jitter,  $V_{\text{DD}}$  noise (noise bandwidth and out-of-band noise)

Media: ISI, V<sub>CM</sub> noise Deserializer: V<sub>DD</sub> noise For a graphical representation of noise margin, please see *Figure 16*.

#### TRANSMISSION MEDIA

The Serializer and Deserializer can be used in point-to-point configuration, through a PCB trace, or through twisted pair cable. In a point-to-point configuration, the transmission media needs be terminated at both ends of the transmitter and receiver pair. Interconnect for LVDS typically has a differential impedance of 100 Ohms. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. In most applications that involve cables, the transmission distance will be determined on data rates involved, acceptable bit error rate and transmission medium.

#### LIVE LINK INSERTION

The Serializer and Deserializer devices support live pluggable applications. The "Hot Inserted" operation on the serial interface does not disrupt communication data on the active data lines. The automatic receiver lock to random data "plug & go" live insertion capability allows the DS99R104 to attain lock to the active data stream during a live insertion event.

#### PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the LVDS SERDES devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high freguency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30 MHz range. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS (LVTTL) signals away from the LVDS lines to prevent coupling from the LVCMOS lines to the LVDS lines. Closely-coupled differential lines of 100 Ohms are typically recommended for LVDS interconnect. The closely coupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.


Termination of the LVDS interconnect is required. For pointto-point applications, termination should be located at both ends of the devices. Nominal value is 100 Ohms to match the line's differential impedance. Place the resistor as close to the transmitter DOUT± outputs and receiver RIN± inputs as possible to minimize the resulting stub between the termination resistor and device.

#### LVDS INTERCONNECT GUIDELINES

See AN-1108 and AN-905 for full details.

- Use 100Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
  - -S = space between the pair
  - —2S = space between pairs
  - —3S = space to LVCMOS/LVTTL signal
- Minimize the number of VIA
- Use differential connectors when operating above 500Mbps line speed
- Maintain balance of the traces
- Minimize skew within the pair
- Terminate as close to the TX outputs and RX inputs as possible

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the National web site at: **www.national.com/lvds** 







FIGURE 18. DS99R103 Typical Application Connection






# **Truth Tables**

TABLE 1.	DS99R103	Serializer	Truth	Table

TPWDNB (Pin 9)	DEN (Pin 18)	Tx PLL Status (Internal)	LVDS Outputs (Pins 19 and 20)
L	X	X	Hi Z
Н	L	X	Hi Z
Н	Н	Not Locked	Hi Z
Н	Н	Locked	Serialized Data with Embedded Clock


#### TABLE 2. DS99R104 Deserializer Truth Table

RPWDNB (Pin 1)	REN (Pin 48)	Rx PLL Status (Internal)	ROUTn and RCLK (See Pin Diagram)	LOCK (Pin 17)
L	X	Х	Hi Z	Hi Z
Н	L	X	Hi Z	L = PLL Unocked; H = PLL Locked
Н	Н	Not Locked	Hi Z	L
Н	Н	Locked	Data and RCLK Active	Н



# **Ordering Information**

NSID	Package Type	Package ID
DS99R103TVS	48 Lead TQFP style, 7.0 X 7.0 X 1.0 mm, 0.5 mm pitch	VBC48A
DS99R103TVSX	48 Lead TQFP style, 7.0 X 7.0 X 1.0 mm, 0.5 mm pitch, 1000 std reel	VBC48A
DS99R104TVS	48 Lead TQFP style, 7.0 X 7.0 X 1.0 mm, 0.5 mm pitch	VBC48A
DS99R104TVSX	48 Lead TQFP style, 7.0 X 7.0 X 1.0 mm, 0.5 mm pitch, 1000 std reel	VBC48A



# **Ordering Information**

NSID	Package Type	Package ID
DS99R103TSQ	48 Lead LLP style, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch	SQA48D
DS99R103TSQX	48 Lead LLP style, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch, 1000 std reel	SQA48D
DS99R104TSQ	48 Lead LLP style, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch	SQA48D
DS99R104TSQX	48 Lead LLP style, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch, 1000 std reel	SQA48D

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560